

## TL081 Wide Bandwidth JFET Input Operational Amplifier

### **General Description**

The TL081 is a low cost high speed JFET input operational amplifier with an internally trimmed input offset voltage (BI-FET IITM technology). The device requires a low supply current and yet maintains a large gain bandwidth product and a fast slew rate. In addition, well matched high voltage JFET input devices provide very low input bias and offset currents. The TL081 is pin compatible with the standard LM741 and uses the same offset voltage adjustment circuitry. This feature allows designers to immediately upgrade the overall performance of existing LM741 designs.

The TL081 may be used in applications such as high speed integrators, fast D/A converters, sample-and-hold circuits and many other circuits requiring low input offset voltage, low input bias current, high input impedance, high slew rate and wide bandwidth. The devices has low noise and offset voltage drift, but for applications where these requirements

are critical, the LF356 is recommended. If maximum supply current is important, however, the TL081C is the better choice.

#### **Features**


· oataroo	
■ Internally trimmed offset voltage	15 mV
■ Low input bias current	50 pA
■ Low input noise voltage	25 nV/√Hz
■ Low input noise current	0.01 pA/√Hz
■ Wide gain bandwidth	4 MHz
■ High slew rate	13 V/μs
■ Low supply current	1.8 mA
■ High input impedance	10 $^{12}\Omega$
■ Low total harmonic distortion A <sub>V</sub> = 10,	<0.02%
$R_{L} = 10k, V_{O} = 20 Vp-p,$	
DW - 20 Hz - 20 kHz	

BW = 20 Hz−20 kHz

■ Low 1/f noise corner 50 Hz


■ Fast settling time to 0.01% 2 μs

## **Typical Connection**




TL/H/8358-1

## Simplified Schematic



### **Connection Diagram**

#### **Dual-In-Line Package**



### **Absolute Maximum Ratings**

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage

Power Dissipation (Notes 1 and 6) 670 mW

Operating Temperature Range 0°C to +70°C 115°C

Differential Input Voltage ±30V Input Voltage Range (Note 2)

Output Short Circuit Duration Continuous Storage Temperature Range -65°C to +150°C

Lead Temp. (Soldering, 10 seconds)

260°C 120°C/W

+15V

ESD rating to be determined.

#### **DC Electrical Characteristics** (Note 3)

Symbol	Parameter	Conditions	TL081C			Units
			Min	Тур	Max	Units
V <sub>OS</sub>	Input Offset Voltage	$R_S = 10 \text{ k}\Omega, T_A = 25^{\circ}\text{C}$ Over Temperature		5	15 20	mV mV
ΔV <sub>OS</sub> /ΔT	Average TC of Input Offset Voltage	$R_S = 10 \text{ k}\Omega$		10		μV/°C
los	Input Offset Current	$T_j = 25^{\circ}\text{C}$ , (Notes 3, 4) $T_j \leq 70^{\circ}\text{C}$		25	100 4	pA nA
l <sub>B</sub>	Input Bias Current	$T_j = 25$ °C, (Notes 3, 4) $T_j \le 70$ °C		50	200 8	pÁ nA
R <sub>IN</sub>	Input Resistance	T <sub>j</sub> = 25°C		10 <sup>12</sup>		Ω
A <sub>VOL</sub>	Large Signal Voltage Gain	$V_S = \pm 15V, T_A = 25^{\circ}C$ $V_O = \pm 10V, R_L = 2 k\Omega$	25	100		V/mV
		Over Temperature	15			V/mV
Vo	Output Voltage Swing	$V_{S}=\pm 15V$ , $R_{L}=10~k\Omega$	±12	± 13.5		V
V <sub>CM</sub>	Input Common-Mode Voltage Range	V <sub>S</sub> = ±15V	±11	+15 -12		V
CMRR	Common-Mode Rejection Ratio	$R_S \le 10 \text{ k}\Omega$	70	100		dB
PSRR	Supply Voltage Rejection Ratio	(Note 5)	70	100		dB
Is	Supply Current			1.8	2.8	mA

## **AC Electrical Characteristics** (Note 3)

Symbol	Parameter	Conditions	TL081C			Units
	raidilletei	Conditions	Min	Тур	Max	Oints
SR	Slew Rate	$V_S = \pm 15V, T_A = 25^{\circ}C$		13		V/µs
GBW	Gain Bandwidth Product	$V_S = \pm 15V, T_A = 25^{\circ}C$		4		MHz
e <sub>n</sub>	Equivalent Input Noise Voltage	$T_A = 25^{\circ}C, R_S = 100\Omega,$ f = 1000  Hz		25		nV/√Hz
in	Equivalent Input Noise Current	$T_j = 25^{\circ}C, f = 1000 \text{ Hz}$		0.01		pA/√Hz

Note 1: For operating at elevated temperature, the device must be derated based on a thermal resistance of 120°C/W junction to ambient for N package.


Note 2: Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage.

Note 3: These specifications apply for  $V_S = \pm 15V$  and  $0^{\circ}C \le T_A \le +70^{\circ}C$ .  $V_{OS}$ ,  $I_B$  and  $I_{OS}$  are measured at  $V_{CM} = 0$ .


Note 4: The input bias currents are junction leakage currents which approximately double for every 10°C increase in the junction temperature, Tj. Due to the limited production test time, the input bias currents measured are correlated to junction temperature. In normal operation the junction temperature rises above the ambient temperature as a result of internal power dissipation, PD. Tj = TA +  $\theta_{jA}$  PD where  $\theta_{jA}$  is the thermal resistance from junction to ambient. Use of a heat sink is recommended if input bias current is to be kept to a minimum.


Note 5: Supply voltage rejection ratio is measured for both supply magnitudes increasing or decreasing simultaneously in accordance with common practice from  $V_S = \pm 5V$  to  $\pm 15V$ .


Note 6: Max. Power Dissipation is defined by the package characteristics. Operating the part near the Max. Power Dissipation may cause the part to operate outside quaranteed limits.





## **Typical Performance Characteristics** (Continued)























TL/H/8358-6

## **Pulse Response Small Signal Inverting Small Signal Non-Inverting OUTPUT VOLTAGE SWING (50 mV/DIV) OUTPUT VOLTAGE SWING (50 mV/DIV)** TIME (0.2 $\mu$ s/DIV) TIME (0.2 µs/DIV) TL/H/8358-13 TL/H/8358-7 **Large Signal Inverting Large Signal Non-Inverting OUTPUT VOLTAGE SWING (5V/DIV) DUTPUT VOLTAGE SWING (5V/DIV)** TIME (2 µs/DIV) TIME (2 µs/DIV) TI /H/8358-14 TL/H/8358-15 Current Limit ( $R_L = 100\Omega$ ) **DUTPUT VOLTAGE SWING (1V/DIV)** TIME (5 µs/DIV)

### **Application Hints**

The TL081 is an op amp with an internally trimmed input offset voltage and JFET input devices (BI-FET II). These JFETs have large reverse breakdown voltages from gate to source and drain eliminating the need for clamps across the inputs. Therefore, large differential input voltages can easily be accommodated without a large increase in input current. The maximum differential input voltage is independent of the supply voltages. However, neither of the input voltages should be allowed to exceed the negative supply as this

will cause large currents to flow which can result in a destroyed unit.

TL/H/8358-16

Exceeding the negative common-mode limit on either input will force the output to a high state, potentially causing a reversal of phase to the output.

Exceeding the negative common-mode limit on both inputs will force the amplifier output to a high state. In neither case does a latch occur since raising the input back within the

#### **Application Hints** (Continued)

common-mode range again puts the input stage and thus the amplifier in  $\epsilon$  normal operating mode.

Exceeding the positive common-mode limit on a single input will not change the phase of the output; however, if both inputs exceed the limit, the output of the amplifier will be forced to a high state.

The amplifier will operate with a common-mode input voltage equal to the positive supply; however, the gain bandwidth and slew rate may be decreased in this condition. When the negative common-mode voltage swings to within 3V of the negative supply, an increase in input offset voltage may occur.

The TL081 is biased by a zener reference which allows normal circuit operation on  $\pm 4V$  power supplies. Supply voltages less than these may result in lower gain bandwidth and slew rate.

The TL081 will drive a 2 k $\Omega$  load resistance to  $\pm$ 10V over the full temperature range of 0°C to +70°C. If the amplifier is forced to drive heavier load currents, however, an increase in input offset voltage may occur on the negative voltage swing and finally reach an active current limit on both positive and negative swings.

Precautions should be taken to ensure that the power supply for the integrated circuit never becomes reversed in polarity or that the unit is not inadvertently installed backwards in a socket as an unlimited current surge through the


resulting forward diode within the IC could cause fusing of the internal conductors and result in a destroyed unit.

Because these amplifiers are JFET rather than MOSFET input op amps they do not require special handling.

As with most amplifiers, care should be taken with lead dress, component placement and supply decoupling in order to ensure stability. For example, resistors from the output to an input should be placed with the body close to the input to minimize "pick-up" and maximize the frequency of the feedback pole by minimizing the capacitance from the input to ground.


A feedback pole is created when the feedback around any amplifier is resistive. The parallel resistance and capacitance from the input of the device (usually the inverting input) to AC ground set the frequency of the pole. In many instances the frequency of this pole is much greater than the expected 3 dB frequency of the closed loop gain and consequently there is negligible effect on stability margin. However, if the feedback pole is less than approximately 6 times the expected 3 dB frequency a lead capacitor should be placed from the output to the input of the op amp. The value of the added capacitor should be such that the RC time constant of this capacitor and the resistance it parallels is greater than or equal to the original feedback pole time constant.

#### **Detailed Schematic**




## **Typical Applications**

#### **Supply Current Indicator/Limiter**



 $\bullet$   $V_{OUT}$  switches high when  $R_SI_S > V_D$ 


#### Hi-Z<sub>IN</sub> Inverting Amplifier



TL/H/8358-10


Parasitic input capacitance C1  $\approx$  (3 pF for TL081 plus any additional layout capacitance) interacts with feedback elements and creates undesirable high frequency pole. To compensate, add C2 such that: R2C2  $\approx$  R1C1.

#### Ultra-Low (or High) Duty Cycle Pulse Generator



- toutput High  $\approx$  R1C  $\ell$  n  $\frac{4.8 2V_S}{4.8 V_S}$
- $t_{OUTPUT\,LOW} \approx R2C~\ell~n \frac{2V_S-7.8}{V_S-7.8}$  where  $V_S=V^++|V^-|$
- \*low leakage capacitor

#### Long Time Integrator



TL/H/8358-12

- \* Low leakage capacitor
- 50k pot used for less sensitive VOS adjust

# TL082 Wide Bandwidth Dual JFET Input Operational Amplifier

### **General Description**

These devices are low cost, high speed, dual JFET input operational amplifiers with an internally trimmed input offset voltage (BI-FET IITM technology). They require low supply current yet maintain a large gain bandwidth product and fast slew rate. In addition, well matched high voltage JFET input devices provide very low input bias and offset currents. The TL082 is pin compatible with the standard LM1558 allowing designers to immediately upgrade the overall performance of existing LM1558 and most LM358 designs.


These amplifiers may be used in applications such as high speed integrators, fast D/A converters, sample and hold circuits and many other circuits requiring low input offset voltage, low input bias current, high input impedance, high slew rate and wide bandwidth. The devices also exhibit low noise and offset voltage drift.

#### **Features**

■ Internally trimmed offset voltage	15 mV
■ Low input bias current	50 pA
■ Low input noise voltage	16nV/√Hz
■ Low input noise current	0.01 pA/√Hz
■ Wide gain bandwidth	4 MHz
■ High slew rate	13 V/μs
■ Low supply current	3.6 mA
■ High input impedance	$10^{12}\Omega$
■ Low total harmonic distortion $A_V = 10$ , $R_L = 10k$ , $V_O = 20 \ Vp - p$ , $BW = 20 \ Hz - 20 \ kHz$	<0.02%
■ Low 1/f noise corner	50 Hz
■ Fast settling time to 0.01%	2 μs

■ Fast settling time to 0.01% 2 y


## **Typical Connection**



TL/H/8357-1

## **Connection Diagram**


#### DIP/SO Package (Top View)



TL/H/8357-3

Order Number TL082CM or TL082CP See NS Package Number M08A or N08E

## **Simplified Schematic**



## **Absolute Maximum Ratings**

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage ± 18V

Power Dissipation (Note 1)
Operating Temperature Range 0°C to +70°C

 $T_{j(MAX)}$  150°C

 Differential Input Voltage
 ±30V

 Input Voltage Range (Note 2)
 ±15V

 Output Short Circuit Duration
 Continuous

 Storage Temperature Range
 −65°C to +150°C

260°C

Lead Temp. (Soldering, 10 seconds) ESD rating to be determined.

## **DC Electrical Characteristics** (Note 4)

Symbol	Parameter	Conditions	TL082C			Units
			Min	Тур	Max	Units
Vos	Input Offset Voltage	$R_S = 10 \text{ k}\Omega, T_A = 25^{\circ}\text{C}$ Over Temperature		5	15 20	mV mV
ΔV <sub>OS</sub> /ΔT	Average TC of Input Offset Voltage	$R_{S} = 10 \text{ k}\Omega$		10		μV/°C
los	Input Offset Current	$T_j = 25^{\circ}\text{C}$ , (Notes 4, 5) $T_j \leq 70^{\circ}\text{C}$		25	200 4	pA nA
l <sub>B</sub>	Input Bias Current	$T_j = 25^{\circ}\text{C}$ , (Notes 4, 5) $T_j \leq 70^{\circ}\text{C}$		50	400 8	pA nA
R <sub>IN</sub>	Input Resistance	T <sub>j</sub> = 25°C		10 <sup>12</sup>		Ω
A <sub>VOL</sub>	Large Signal Voltage Gain	$V_S=\pm 15V, T_A=25^{\circ}C$ $V_O=\pm 10V, R_L=2 k\Omega$ Over Temperature	25 15	100	, ,	V/m\ V/m\
V <sub>O</sub>	Output Voltage Swing	$V_S = \pm 15V, R_L = 10 \text{ k}\Omega$	±12	± 13.5		V/IIIV
V <sub>CM</sub>	Input Common-Mode Voltage Range	V <sub>S</sub> = ±15V	±11	+15 -12		V
CMRR	Common-Mode Rejection Ratio	$R_S \le 10 \text{ k}\Omega$	70	100		dB
PSRR	Supply Voltage Rejection Ratio	(Note 6)	70	100		dB
Is	Supply Current			3.6	5.6	mA

#### **AC Electrical Characteristics** (Note 4)

Symbol	Parameter	Conditions		TL082C	Units	
	i didilicioi	Containons	Min	Тур	p Max	Onits
	Amplifier to Amplifier Coupling	T <sub>A</sub> = 25°C, f = 1Hz- 20 kHz (Input Referred)	a.	-120		dB
SR	Slew Rate	$V_S = \pm 15V, T_A = 25^{\circ}C$	8	13		V/µs
GBW	Gain Bandwidth Product	$V_S = \pm 15V, T_A = 25^{\circ}C$		4		MHz
e <sub>n</sub>	Equivalent Input Noise Voltage	$T_A = 25^{\circ}C, R_S = 100\Omega,$ f = 1000  Hz		25		nV/1∕Hz
i <sub>n</sub>	Equivalent Input Noise Current	$T_{j} = 25^{\circ}\text{C}, f = 1000 \text{ Hz}$		0.01		pA/1∕Hz

Note 1: For operating at elevated temperature, the device must be derated based on a thermal resistance of 115°C/W junction to ambient for the N package.

Note 2: Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage.


Note 3: The power dissipation limit, however, cannot be exceeded.


Note 4: These specifications apply for  $V_S = \pm 15V$  and  $0^{\circ}C \le T_A \le +70^{\circ}C$ .  $V_{OS}$ ,  $I_B$  and  $I_{OS}$  are measured at  $V_{CM} = 0$ .


Note 5: The input bias currents are junction leakage currents which approximately double for every 10°C increase in the junction temperature,  $T_j$ . Due to the limited production test time, the input bias currents measured are correlated to junction temperature. In normal operation the junction temperature rises above the ambient temperature as a result of internal power dissipation,  $P_D$ .  $T_j = T_A + \theta_{jA} P_D$  where  $\theta_{jA}$  is the thermal resistance from junction to ambient. Use of a heat sink is recommended if input bias current is to be kept to a minimum.


Note 6: Supply voltage rejection ratio is measured for both supply magnitudes increasing or decreasing simultaneously in accordance with common practice.  $V_S = \pm 6V$  to  $\pm 15V$ .


## **Typical Performance Characteristics**





































## **Typical Performance Characteristics (Continued)**
























## **Pulse Response**





TIME (0.2  $\mu$ s/DIV)

TL/H/8357-6


DUTPUT VOLTAGE SWING (50 mV/DIV)

**Small Signal Non-Inverting** 

TIME (0.2 µs/DIV)


TL/H/8357-7

#### **Large Signal Inverting**



TIME (2  $\mu$ s/DIV)

## Large Signal Non-Inverting




TIME (2 µs/DIV)

TL/H/8357-9

#### Current Limit ( $R_i = 100\Omega$ )

TL/H/8357-8



TIME (5 µs/DIV)

#### TL/H/8357~10

## **Application Hints**

These devices are op amps with an internally trimmed input offset voltage and JFET input devices (BI-FET II). These JFETs have large reverse breakdown voltages from gate to source and drain eliminating the need for clamps across the inputs. Therefore, large differential input voltages can easily be accommodated without a large increase in input current. The maximum differential input voltage is independent of the supply voltages. However, neither of the input voltages

should be allowed to exceed the negative supply as this will cause large currents to flow which can result in a destroyed unit.

Exceeding the negative common-mode limit on either input will cause a reversal of the phase to the output and force the amplifier output to the corresponding high or low state. Exceeding the negative common-mode limit on both inputs will force the amplifier output to a high state. In neither case

#### **Application Hints** (Continued)

does a latch occur since raising the input back within the common-mode range again puts the input stage and thus the amplifier in a normal operating mode.

Exceeding the positive common-mode limit on a single input will not change the phase of the output; however, if both inputs exceed the limit, the output of the amplifier will be forced to a high state.

The amplifiers will operate with a common-mode input voltage equal to the positive supply; however, the gain bandwidth and slew rate may be decreased in this condition. When the negative common-mode voltage swings to within 3V of the negative supply, an increase in input offset voltage may occur.

Each amplifier is individually biased by a zener reference which allows normal circuit operation on  $\pm 6V$  power supplies. Supply voltages less than these may result in lower gain bandwidth and slew rate.

The amplifiers will drive a 2 k $\Omega$  load resistance to  $\pm$ 10V over the full temperature range of 0°C to +70°C. If the amplifier is forced to drive heavier load currents, however, an increase in input offset voltage may occur on the negative voltage swing and finally reach an active current limit on both positive and negative swings.


Precautions should be taken to ensure that the power supply for the integrated circuit never becomes reversed in polarity or that the unit is not inadvertently installed backwards in a socket as an unlimited current surge through the resulting forward diode within the IC could cause fusing of the internal conductors and result in a destroyed unit.

Because these amplifiers are JFET rather than MOSFET input op amps they do not require special handling.

As with most amplifiers, care should be taken with lead dress, component placement and supply decoupling in order to ensure stability. For example, resistors from the output to an input should be placed with the body close to the input to minimize "pick-up" and maximize the frequency of the feedback pole by minimizing the capacitance from the input to ground.

A feedback pole is created when the feedback around any amplifier is resistive. The parallel resistance and capacitance from the input of the device (usually the inverting input) to AC ground set the frequency of the pole. In many instances the frequency of this pole is much greater than the expected 3 dB frequency of the closed loop gain and consequently there is negligible effect on stability margin. However, if the feedback pole is less than approximately 6 times the expected 3 dB frequency a lead capacitor should be placed from the output to the input of the op amp. The value of the added capacitor should be such that the RC time constant of this capacitor and the resistance it parallels is greater than or equal to the original feedback pole time constant.


#### **Detailed Schematic**




1-974

## **Typical Applications**

#### **Three-Band Active Tone Control**



TL/H/8357-12



TL/H/8357-13

Note 1: All controls flat.

Note 2: Bass and treble boost, mid flat.

Note 3: Bass and treble cut, mid flat.

Note 4: Mid boost, bass and treble flat.


Note 5: Mid cut, bass and treble flat.

All potentiometers are linear taper

• Use the LF347 Quad for stereo applications

## Typical Applications (Continued)

#### Improved CMRR Instrumentation Amplifier



TL/H/8357-14

$$A_V = \left(\frac{2R2}{R1} + 1\right) \frac{R5}{R4}$$


→ and + are separate isolated grounds

Matching of R2's, R4's and R5's control CMRR

With  $A_{V_T} = 1400$ , resistor matching = 0.01%: CMRR = 136 dB

- Very high input impedance
- Super high CMRR


#### **Fourth Order Low Pass Butterworth Filter**



- Corner frequency (f<sub>c</sub>) =  $\sqrt{\frac{1}{R1R2CC1}} \cdot \frac{1}{2\pi} = \sqrt{\frac{1}{R1'R2'CC1}} \cdot \frac{1}{2\pi}$
- Passband gain ( $H_0$ ) = (1 + R4/R3) (1 + R4'/R3')
- First stage Q = 1.31
- Second stage Q = 0.541
- Circuit shown uses nearest 5% tolerance resistor values for a filter with a corner frequency of 100 Hz and a passband gain of 100
- Offset nulling necessary for accurate DC performance

## **Typical Applications (Continued)**


#### Fourth Order High Pass Butterworth Filter



TL/H/8357~16

- Corner frequency (f<sub>c</sub>) =  $\sqrt{\frac{1}{R1R2C^2}}$   $\frac{1}{2\pi}$  =  $\sqrt{\frac{1}{R1'R2'C^2}}$   $\frac{1}{2\pi}$
- Passband gain ( $H_0$ ) = (1 + R4/R3) (1 + R4'/R3')
- First stage Q = 1.31
- Second stage Q = 0.541
- Circuit shown uses closest 5% tolerance resistor values for a filter with a corner frequency of 1 kHz and a passband gain of 10

#### Ohms to Volts Converter



TL/H/8357-17

$$V_O = \frac{1V}{R_{LADDER}} \times R_X$$

Where  $R_{\text{LADDER}}$  is the resistance from switch S1 pole to pin 7 of the TL082CP.